DSP Floating-Point 32-Bit/64-Bit 350MHz 350MIPS 100-Pin LQFP EP Tray:Chip One Stop Global DSP, FLOAT, 32/40BIT, 350MHZ, HLQFP-100; DSP Type:Floating Point; No. of Bits:32 / 40bit; Frequency:350MHz; Flash Memory Size:-; DSP Case Style:HLQFP; No. of Pins:100Pins; No. of I/O s:-; No. of MIPS:-; Operating Temperature Min:0°C RoHS Compliant: Yes:Newark The SHARC ADSP-21489 is one of two new members of the fourth generation of SHARC® Processors that now includes the ADSP-21483, ADSP-21486, ADSP-21487, ADSP-21488, ADSP-21489 and offers increased performance, hardware-based filter accelerators, audio and application-focused peripherals, and new memory configurations capable of supporting the latest surround-sound decoder algorithms. All devices are pin-compatible with each other and completely code-compatible with all prior SHARC Processors. These newest members of the fourth generation SHARC Processor family are based on a single-instruction, multiple-data (SIMD) core, which supports both 32-bit fixed-point and 32-/40-bit floating-point arithmetic formats making them particularly suitable for high-performance audio applications. The ADSP-21489 offers the highest performance–450 MHz/2700 MFLOPs–in an LQFP package within the fourth generation SHARC Processor family. This level of performance makes the ADSP-21489 particularly well suited to address the automotive audio and industrial control segments. In addition to its high core performance, the ADSP-21489 includes additional processing blocks such as FIR, IIR, and FFT accelerators to increase the total performance of the system. There is a new feature called Variable Instruction Set Architecture (VISA) that allows the code size to be decreased by 20% to 30% and increase the memory size availability. The fourth generation DSP allows the ability to connect to external memory by providing a glueless interface to 16-bit wide SDR SDRAMs. Fourth-generation SHARC Processors also integrate application-specific peripherals designed to simplify hardware design, minimize design risks, and ultimately reduce time to market. Grouped together, and broadly named the Digital Applications Interface (DAI), these functional blocks may be connected to each other or to external pins via the software-programmable Signal Routing Unit (SRU). The SRU is an innovative architectural feature that enables complete and flexible routing amongst DAI blocks. Peripherals connected through the SRU include but are not limited to serial ports, IDP, S/PDIF Tx/Rx, and an 8-Channel asynchronous sample rate converter block. The fourth generation SHARC allows data from the serial ports to be directly transferred to external memory by the DMA controller. Other peripherals such as SPI,UART and Two-Wire Interface are routed through a Digital Peripheral Interface (DPI).:Analog Devices
FEATURES
Never loose precious analog data again by properly converting analog signals to digital with this ADSP-21489KSWZ-3A digital signal processor from Analog Devices. This DSP processor has a minimum operating temperature of 0 °C and a maximum of 70 °C. 350 MHz is its maximum speed. This device has a typical operating supply voltage of 1.1|3.3 V. Its minimum operating supply voltage of 1.05|3.13 V, while its maximum is 1.15|3.47 V. It has romless program memory. This is a 32|64 bit processor.
ECCN / UNSPSC
There is no relevant information available for this part yet.
