The SN74LVC1G125DBVT is a single Bus Buffer Gate with 3-state outputs. The output is disabled when the output-enable (OE) input is high. The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range. The device contains one buffer gate device with output enable control and performs the Boolean function Y = A. This device is fully specified for partial-power-down applications using IOFF. The IOFF circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor and the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVC1G125DCKR is a Bus Buffer Gate, designed for 1.65 to 5.5V VCC operation. The device is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high. The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range.
The SN74LVC1G125DBVR is a Bus Buffer Gate IC, designed for 1.65 to 5.5V VCC operation. This device is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high. The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range.