Product Overview
Kynix Part #: | KY32-MCF52255CAF80 |
Manufacturer Part#: | MCF52255CAF80 |
Product Category: | Embedded - Microcontrollers |
Stock: | Yes |
Manufacturer: | Freescale Semiconductor - NXP |
Click Purchase button to buy original genuine MCF52255CAF80 |
|
Description: | IC MCU 32BIT 512KB FLASH 100LQFP |
Datasheet: | MCF52255CAF80 Datasheet |
Package: | 100-LQFP |
Quantity: | 2406 PCS |
MCF52255CAF80 Images are for reference only:
CAD Models
MCF52255CAF80 Symbol
MCF52255CAF80 Footprint
Product Attributes
Manufacturer: | Freescale Semiconductor - NXP |
Product Category: | Embedded - Microcontrollers |
Status: | Active |
Series: | MCF5225x |
ADC Channels: | 8 |
ADC Resolution: | 10 bit |
Address Bus Width: | 0.0 |
Bit Size: | 32 |
Core Size: | 32-Bit |
Core Processor: | Coldfire V2 |
Core Architecture: | ColdFire |
CPU Family: | COLDFIRE |
Connectivity: | CANbus, Ethernet, I²C, QSPI, UART/USART, USB OTG |
Clock Frequency-Max: | 80.0 MHz |
China RoHS Compliant: | Yes |
Device Core: | ColdFire |
DAC Channels: | No |
DMA Channels: | Yes |
Data Converters: | A/D 8x12b |
Data Bus Width: | 32 bit |
Data RAM Size: | 64 KB |
EEPROM Size: | - |
EU RoHS Compliant: | Yes |
External Data Bus Width: | 0.0 |
Frequency: | 80 MHz |
Family Name: | MCF5225x |
Interface Type: | I2C, QSPI, UART |
Instruction Set Architecture: | RISC |
JESD-30 Code: | S-PQFP-G100 |
JESD-609 Code: | e3 |
Length: | 14.0 mm |
Lead Finish: | Matte Tin |
Lead Shape: | Gull-wing |
Mounting Type: | Surface Mount |
Mounting-Style: | SMD/SMT |
Maximum CPU Frequency: | 80 MHz |
Maximum Clock Frequency: | 80 MHz |
Maximum Expanded Memory Size: | 4 GB |
Number of I/Os: | 62 |
Number of Pins: | 100 |
Number of ADCs: | Single |
Number of Timers | 10 |
Number of I/O Lines: | 56.0 |
Number of Terminals: | 100 |
Number of Programmable I/Os: | 56 |
On-Chip ADC: | 8-chx12-bit |
Oscillator Type: | Internal |
Operating Temperature-Min: | -40.0°C |
Operating Temperature-Max: | 85.0°C |
PWM: | 8 |
Peripherals: | DMA, LVD, POR, PWM, WDT |
Pin Count: | 100 |
PCB changed: | 100 |
Product Type: | 32-bit Microcontrollers - MCU |
Power Supplies: | 3.3 |
PWM Channels: | Yes |
Package/Case: | 100-LQFP |
Package Style: | FLATPACK |
Package Shape: | SQUARE |
Package Code: | QFP |
Package Body Material: | PLASTIC/EPOXY |
Package Equivalence Code: | QFP100,.63SQ,20 |
Peak Reflow Temperature: | 260°C |
Programmability: | Yes |
Program Memory Size: | 512 KB (512K x 8) |
Program Memory Type: | Flash |
RAM Size: | 64K x 8 |
RAM (bytes): | 65536.0 |
ROM (words): | 524288 |
ROM Programmability | FLASH |
REACH Compliant: | Yes |
Speed: | 80.0 MHz |
Sub Category: | Microcontrollers |
Surface Mount: | Yes |
Special Features: | CAN Controller |
Supply Voltage-Nom: | 3.3 V |
Supply Voltage-Min: | 3.0 V |
Supply Voltage-Max: | 3.6 V |
Supplier Device Package: | 100-LQFP (14x14) |
Tradename: | ColdFire |
Technology: | CMOS |
Terminal Form: | GULL WING |
Terminal Pitch: | 0.5 mm |
Terminal Finish: | MATTE TIN |
Terminal Position: | QUAD |
Temperature Grade: | INDUSTRIAL |
Time@Peak Reflow Temperature-Max: | 40 s |
Unit Weight: | 0.024170 oz |
Width: | 14.0 mm |
Watchdog: | 2 |
Product Features
• Version 2 ColdFire variable-length RISC processor core
— Static operation
— 32-bit address and data paths on-chip
— Up to 80 MHz processor core frequency
— 40 MHz or 33 MHz peripheral bus frequency
— Sixteen general-purpose, 32-bit data and address registers
— Implements ColdFire ISA_A with extensions to support the user stack pointer register and four new instructions for improved bit processing (ISA_A+)
— Enhanced Multiply-Accumulate (EMAC) unit with four 32-bit accumulators to support 16 x 16 → 32 or 32 x 32 → 48 operations
— Cryptographic Acceleration Unit (CAU)
– Tightly-coupled coprocessor to accelerate software-based encryption and message digest functions
– Support for DES, 3DES, AES, MD5, and SHA-1 algorithms
• System debug support
— Real-time trace for determining dynamic execution path
— Background debug mode (BDM) for in-circuit debugging (DEBUG_B+)
— Real-time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) configurable into a 1- or 2-level trigger
• On-chip memories
— Up to 64 KB dual-ported SRAM on CPU internal bus, supporting core, DMA, and USB access with standby power supply support for the first 16 KB
— Up to 512 KB of interleaved flash memory supporting 2-1-1-1 accesses
• Power management
— Fully static operation with processor sleep and whole chip stop modes
— Rapid response to interrupts from the low-power sleep mode (wake-up feature)
— Clock enable/disable for each peripheral when not used (except backup watchdog timer)
— Software controlled disable of external clock output for low-power consumption
• FlexCAN 2.0B module
— Based on and includes all existing features of the Freescale TouCAN module
— Full implementation of the CAN protocol specification version 2.0B
– Standard data and remote frames (up to 109 bits long)
– Extended data and remote frames (up to 127 bits long)
– Zero to eight bytes data length
– Programmable bit rate up to 1 Mbit/s
— Flexible message buffers (MBs), totalling up to 16 message buffers of 0–8 byte data length each, configurable as Rx or Tx, all supporting standard and extended messages
— Unused MB space can be used as general purpose RAM space
— Listen-only mode capability
— Content-related addressing
— No read/write semaphores
— Three programmable mask registers: global for MBs 0–13, special for MB14, and special for MB15
— Programmable transmit-first scheme: lowest ID or lowest buffer number
— Time stamp based on 16-bit free-running timer
— Global network time, synchronized by a specific message
— Maskable interrupts
• Universal Serial Bus On-The-Go (USB OTG) dual-mode host and device controller
— Full-speed / low-speed host controller
— USB 1.1 and 2.0 compliant full-speed / low speed device controller
— 16 bidirectional end points
— DMA or FIFO data stream interfaces
— Low power consumption
— OTG protocol logic
• Fast Ethernet controller (FEC)
— 10/100 BaseT/TX capability, half duplex or full duplex
— On-chip transmit and receive FIFOs
— Built-in dedicated DMA controller
— Memory-based flexible descriptor rings
• Mini-FlexBus
— External bus interface available on 144 pin packages
— Supports glueless interface with 8-bit ROM/flash/SRAM/simple slave peripherals. Can address up to 2 MB of addresses
— 2 chip selects (FB_CS[1:0])
— Non-multiplexed mode: 8-bit dedicated data bus, 20-bit address bus
— Multiplexed mode: 16-bit data and 20-bit address bus
— FB_CLK output to support synchronous memories
— Programmable base address, size, and wait states to support slow peripherals
— Operates at up to 40 MHz (bus clock) in 1:2 mode or up to 80 MHz (core clock) in 1:1 mode
• Three universal asynchronous/synchronous receiver transmitters (UARTs)
— 16-bit divider for clock generation
— Interrupt control logic with maskable interrupts
— DMA support
— Data formats can be 5, 6, 7, or 8 bits with even, odd, or no parity
— Up to two stop bits in 1/16 increments
— Error-detection capabilities
— Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs
— Transmit and receive FIFO buffers
• Two I2C modules
— Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads
— Fully compatible with industry-standard I2C bus
— Master and slave modes support multiple masters
— Automatic interrupt generation with programmable level
• Queued serial peripheral interface (QSPI)
— Full-duplex, three-wire synchronous transfers
— Up to three chip selects available
— Master mode operation only
— Programmable bit rates up to half the CPU clock frequency
— Up to 16 pre-programmed transfers
• Fast analog-to-digital converter (ADC)
— Eight analog input channels
— 12-bit resolution
— Minimum 1.125 ms conversion time
— Simultaneous sampling of two channels for motor control applications
— Single-scan or continuous operation
— Optional interrupts on conversion complete, zero crossing (sign change), or under/over low/high limit
— Unused analog channels can be used as digital I/O
• Four 32-bit timers with DMA support
— 12.5 ns resolution at 80 MHz
— Programmable sources for clock input, including an external clock option
— Programmable prescaler
— Input capture capability with programmable trigger edge on input pin
— Output compare with programmable mode for the output pin
— Free run and restart modes
— Maskable interrupts on input capture or output compare
— DMA trigger capability on input capture or output compare
• Four-channel general purpose timer
— 16-bit architecture
— Programmable prescaler
— Output pulse-widths variable from microseconds to seconds
— Single 16-bit input pulse accumulator
— Toggle-on-overflow feature for pulse-width modulator (PWM) generation
— One dual-mode pulse accumulation channel
• Pulse-width modulation timer
— Support for PCM mode (resulting in superior signal quality compared to conventional PWM)
— Operates as eight channels with 8-bit resolution or four channels with 16-bit resolution
— Programmable period and duty cycle
— Programmable enable/disable for each channel
— Software selectable polarity for each channel
— Period and duty cycle are double buffered. Change takes effect when the end of the current period is reached (PWM counter reaches zero) or when the channel is disabled.
— Programmable center or left aligned outputs on individual channels
— Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies
— Emergency shutdown
• Two periodic interrupt timers (PITs)
— 16-bit counter
— Selectable as free running or count down
• Real-Time Clock (RTC)
— Maintains system time-of-day clock
— Provides stopwatch and alarm interrupt functions
— Standby power supply (Vstby) keeps the RTC running when the system is shut down
• Software watchdog timer
— 32-bit counter
— Low-power mode support
• Backup watchdog timer (BWT)
— Independent timer that can be used to help software recover from runaway code
— 16-bit counter
— Low-power mode support
• Clock generation features
— Crystal, on-chip trimmed relaxation oscillator, or external oscillator reference options
— Trimmed relaxation oscillator
— Pre-divider capable of dividing the clock source frequency into the PLL reference frequency range
— System can be clocked from PLL or directly from crystal oscillator or relaxation oscillator
— Low power modes supported
— 2n (0 ≤ n ≤ 15) low-power divider for extremely low frequency operation
• Interrupt controller
— Uniquely programmable vectors for all interrupt sources
— Fully programmable level and priority for all peripheral interrupt sources
— Seven external interrupt signals with fixed level and priority
— Unique vector number for each interrupt source
— Ability to mask any individual interrupt source or all interrupt sources (global mask-all)
— Support for hardware and software interrupt acknowledge (IACK) cycles
— Combinatorial path to provide wake-up from low-power modes
• DMA controller
— Four fully programmable channels
— Dual-address transfer support with 8-, 16-, and 32-bit data capability, along with support for 16-byte (4 x 32-bit) burst transfers
— Source/destination address pointers that can increment or remain constant
— 24-bit byte transfer counter per channel
— Auto-alignment transfers supported for efficient block movement
— Bursting and cycle-steal support
— Software-programmable DMA requests for the UARTs (3) and 32-bit timers (4)
— Channel linking support
• Reset
— Separate reset in and reset out signals
— Seven sources of reset:
– Power-on reset (POR)
– External
– Software
– Watchdog
– Loss of clock / loss of lock
– Low-voltage detection (LVD)
– JTAG
— Status flag indication of source of last reset
• Chip configuration module (CCM)
— System configuration during reset
— Selects one of six clock modes
— Configures output pad drive strength
— Unique part identification number and part revision number
• General purpose I/O interface
— Up to 56 bits of general purpose I/O on 100-pin package
— Up to 96 bits of general purpose I/O on 144-pin package
— Bit manipulation supported via set/clear functions
— Programmable drive strengths
— Unused peripheral pins may be used as extra GPIO
• JTAG support for system level board testing
Applications
There is no relevant information available for this part yet.
Advantages and Disadvantages
There is no relevant information available for this part yet.
ECCN / UNSPSC
ECCN | EAR99 |
HTSN: | 8542310001 |
SCHEDULE B: | 8542390000 |
Environmental & Export Classifications
Moisture Sensitivity Level (MSL) | 3(168 Hours) |
Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
Product Compliance
USHTS: | 8542310001 |
CAHTS: | 8542310000 |
CNHTS: | 8542319000 |
JPHTS: | 8542310324 |
KRHTS: | 8542311000 |
MXHTS: | 85423199 |
TARIC: | 8542319000 |
REACH SVHC: | No SVHC |
Radiation Hardening: | No |
Documents & Media
Product Manufacturer
NXP Semiconductor enables secure connections and infrastructure for a smarter world, advancing solutions that make lives easier, better and safer. As the world leader in secure connectivity solutions for embedded applications, NXP is driving innovation in the secure connected vehicle, end-to-end security & privacy and smart connected solutions markets. Built on more than 60 years of combined experience and expertise, the company has 45,000 employees in more than 35 countries.
Product Range
ARM ® PROCESSORS | ANALOG | POWER ARCHITECTURE ®PROCESSORS |
MEDIA AND AUDIO | RF | IDENTIFICATION & SECURITY |
Sensors | Wireless | Automotive Products |
Distributors
Distributors | Stock | Manufacturers | Descriptions |
Kynix | 2406 | Freescale Semiconductor - NXP | IC MCU 32BIT 512KB FLASH 100LQFP |
DigiKey | 451 | NXP USA Inc. | IC MCU 32BIT 512KB FLASH 100LQFP |
Mouser | 2497 | NXP Semiconductors | 32-bit Microcontrollers - MCU KIRIN3 COLDFIRE V2 |
Alternative Models
There is no relevant information available for this part yet.
Popularity by Region
Market Price Analysis
You May Also Be Interested In:
Best Sales of diode
Photo |
Part |
Company |
Description |
Pricing (USD) |
|
Alternative Models
Part |
Compare |
Manufacturers |
Category |
Description |
|
Ordering & Quality
Image |
Mfr. Part # |
Company |
Description |
Package |
PDF |
Qty |
Pricing (USD) |
|